UART eVC Features & Benefits
|
|
Features - Compatible with all industry standard UART devices
- Written in e and fully compatible with Specman Elite and SpeXsim
- eRM and VPA compatible - Plug-n-Play
- Interface-level: Can be used to verify the serial interface behavior of any UART device
- Serial interface agent provides constrained random UART frame sequence generation with error injection
- Programmable serial interface characteristics with hardware (auto) flow support
- Fault start bit and break indication detection
- Independent monitor supports re-usability in different verification environments without loss of coverage
- Built-in coverage analysis for Coverage-Driven Verification (CDV)
- Complete and configurable error reporting, adjustable levels of tracing and verbosity
- Supports infrared encoder/decoder
Benefits - Universal solution:The eVC provides a powerful verification environment for any UART device
- High maturity: First released in 2003, this eVC has become a standard for many technology developers
- High ROI: The UART standard's wide applicability ensures reuse across multiple projects and environments
- eRM-compliant: Plug-n-play with Specman Elite & SpeXsim
- Best-in-class support: Free Silver-Class technical support for the duration of the License Term
|
|
|
