The IEEE 1149.1 (JTAG) offers a standard for Test Access Port (TAP) and boundary scan architecture for testing digital ICs.  This widely accepted standard is applicable to all digital IC designs ranging from components to complex SoCs.

The JTAG eVC is a complete verification environment based on the IEEE 1149.1-2001 (JTAG) standard.  From developing a JTAG TAP controller to designing a complete chip-level test architecture, the JTAG eVC is a valuable tool for identifying design bugs, emphasizing protocol compatibility issues and ensuring smooth interoperability of testability features.

Verifying a complete JTAG test architecture

The figure above illustrates how an eVC Agent can be used to verify a typical IC with JTAG support. All shift chains are automatically verified through the standard TAP. Furthermore, all boundary scan cells are exercised and checked for appropriate Capture, Update and Scan behavior.